ORCIDGitHubLinkedIn
RSS Curriculum Vitae TR

Interrupt

Turkish equivalent: KesmeDomain: Embedded Systems

A hardware or software event that temporarily redirects processor execution to an interrupt-handling path.

Embedded-System Context

Timers, network controllers, ADCs, and other peripherals use interrupts to redirect execution when an event needs service. Interrupt handlers are normally kept short, with longer work deferred to another context, because interrupt latency and priority interactions affect real-time behavior.

Scheduling Boundary

Polling is not always inferior, and interrupts are not always superior. At very high event rates, interrupt storms can consume excessive CPU time and batching or polling may be more efficient.

Updated:

Related concepts

Embedded Systems

Related technical publications

Publications whose title or summary directly references this concept.

Microprocessors

Microprocessor course notes using the 8085 and 8086 to cover registers, buses, instructions, timing, interrupts, serial/parallel I/O, DMA and memory, extended with RTOS scheduling, interrupt latency, priority inversion, cache/DMA visibility, watchdogs, and deadlines.